A server within a server: HP packs 81,920 CPU cores, up to 1.28PB RAM into
one 42U rack using 80 multi-node motherboards unannounced Venice is likely
to be the fastest x86 CPU ever produced
Date:
Mon, 22 Jun 2026 23:05:00 +0000
Description:
HPE demonstrates Cray GX5000 system using AMD Venice processors, delivering 81,920 cores and 1.28PB memory capacity.
FULL STORY ======================================================================Copy link Facebook X Whatsapp Reddit Pinterest Flipboard Threads Email Share this article 0 Join the conversation Follow us Add us as a preferred source on Google Newsletter Subscribe to our newsletter HPE reveals rack-scale system containing 81,920 CPU cores AMD Venice processors power HPEs next-generation Cray infrastructure One 42U rack delivers unprecedented levels of computing density During its recent HPE Discover 2026 event, the company revealed new Cray GX5000 hardware featuring next-generation AMD EPYC Venice processors, with specifications that push server density well beyond current deployments.
The system combines multiple compute blades, liquid cooling infrastructure, networking hardware, and memory resources inside a single 42U rack configuration. HPE revealed a Cray GX5000 configuration designed to deliver
up to 81,920 CPU cores in one rack. Latest Videos From Watch full video here: Dense compute architecture pushes rack capacity higher The HPE Cray GX5000 platform follows the AMD EPYC 9965, a 192-core processor that represented one of AMD s highest-core-count server CPUs before Venice arrived.
While the EPYC 9965 increased processor-level density, the Venice-based
system takes a broader approach by combining multiple CPUs , memory
resources, and cooling infrastructure inside a single rack. You may like Dell launches record-shattering server with 9.8PB of flash storage in just 2U
China unveils a CPU-only supercomputer capable of 1.54 exaflops New HP Z8
Fury G6i features tool-free expandable side panel for high-end GPUs
At the center of the system is the HPE Cray GX250a compute blade, which
houses eight AMD EPYC Venice processors.
The compute blade incorporates power delivery, liquid cooling channels,
memory subsystems, storage devices, and networking components within a
compact design. Are you a pro? Subscribe to our newsletter Sign up to the TechRadar Pro newsletter to get all the top news, opinion, features and guidance your business needs to succeed! Contact me with news and offers from other Future brands Receive email from us on behalf of our trusted partners
or sponsors By submitting your information you agree to the Terms &
Conditions and Privacy Policy and are aged 16 or over.
HPE stated that a fully populated rack can deliver 81,920 CPU cores, although exact processor configurations were not disclosed.
Based on the rack specifications, the system reportedly uses 80 multi-node motherboards and can support as much as 1.28PB of RAM.
Each Venice processor connects to 16 memory channels, creating substantial memory bandwidth for large-scale computing workloads. What to read next
Chinas Lingsheng supercomputer uses CPU-only architecture to reach exascale speeds This tiny AMD PC just ran a massive 397B AI Model that required a server room full of GPUs a year ago HP announces the most powerful Windows AI PC ever built Nvidia GB300 workstation can handle one trillion parameters thanks to its 784GB unified memory, but it won't be cheap
The memory modules themselves are liquid-cooled and appear to use standard DIMM form factors.
Photographs from the event showed local Samsung E1.S EDSSF SSDs mounted above several processor cold plates.
HPE representatives indicated these drives serve as high-speed scratch
storage for temporary data processing tasks.
The installed DRAM modules, storage devices, and node identifiers suggest
that the displayed hardware was operational rather than a nonfunctional demonstration unit.
That distinction is significant because earlier Venice demonstrations
appeared closer to prototype systems than production-ready deployments.
Venice CPUs and networking define the platform The rack incorporates
Slingshot 400 networking hardware, with HPE indicating future compatibility with Slingshot 800 technology.
Networking modules are mounted within side pods connected to processors through dedicated interfaces designed for high-bandwidth communication.
The front-facing networking arrangement also simplifies cable management by changing how optical connections are routed throughout the rack.
HPE also displayed a coolant distribution unit capable of handling 1.6MW of cooling capacity for large installations.
Such cooling requirements reflect the growing power densities associated with modern high-performance computing infrastructure and increasingly complex CPU designs.
AI tools , scientific simulations, engineering analysis, and large LLM deployments are among workloads requiring this level of computational
density.
The company did not disclose detailed specifications for AMD's unannounced Venice processors, although available figures suggest unusually high core counts.
Calculations based on the stated 81,920-core rack capacity imply processor densities exceeding current EPYC generations by a substantial margin.
Although AMD has not released the specs or performance figures for Venice,
the projected core density of the HPE system has led to speculation that the processor could become one of the most powerful x86 CPUs produced.
A lot could change before the official launch, but the Cray GX5000 platform indicates that AMD and HPE are pursuing higher compute density within the
same rack footprint.
Via ServeTheHome Follow TechRadar on Google News and add us as a preferred source to get our expert news, reviews, and opinion in your feeds.
======================================================================
Link to news story:
https://www.techradar.com/pro/a-server-within-a-server-hp-packs-81-920-cpu-cor es-up-to-1-28pb-ram-into-one-42u-rack-using-80-multi-node-motherboards-unannou nced-venice-is-likely-to-be-the-fastest-x86-cpu-ever-produced
--- Mystic BBS v1.12 A49 (Linux/64)
* Origin: tqwNet Technology News (1337:1/100)